


FIG. 1



SDRAM_{macro. 4} ~




FIG. 3




FIG. 4




FIG. 5





FIG. 6

CKE	Operation mode	Clock
H	Normal operation	CLK1 CLK2
L	Power down (Refresh entry mode)	CLK2

FIG. 7



10

FIG. 8





FIG. 10






FIG. 11A

FIG. 11B

FIG. 11C

FIG. 11D

FIG. 11E

FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16

10d, 10a

